

# 1-Mbit (64K × 16) Static RAM

#### **Features**

- Temperature Ranges:

  □ Industrial: -40 °C to 85 °C

  □ Automotive-A: -40 °C to 85 °C
- Pin and Function Compatible with CY7C1021B
- High Speed
  □ t<sub>AA</sub> = 10 ns
- Low Active Power
  □ I<sub>CC</sub> = 80 mA at 10 ns
- Low CMOS Standby Power
  □ I<sub>SB2</sub> = 3 mA
- 2.0 V Data Retention
- Automatic Power Down when Deselected
- CMOS for Optimum Speed and Power
- Independent Control of Upper and Lower Bits
- Available in Pb-free 44-pin 400 Mils Wide Molded SOJ and 44-pin TSOP II Packages

### **Functional Description**

The CY7C1021D is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an

automatic power down feature that significantly reduces power consumption when deselected. The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when the device is deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).


Write to the device by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through  $I/O_7)$ , is written into the location specified on the address pins  $(A_0$  through  $A_{15}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins  $(A_0$  through  $A_{15}$ ).

Read from the device by taking Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable  $(\overline{\text{WE}})$  HIGH. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from the memory location specified by the address pins appears on I/O $_0$  to I/O $_7$ . If Byte High Enable  $(\overline{\text{BHE}})$  is LOW, then data from memory appears on I/O $_8$  to I/O $_{15}$ . See the Truth Table on page 10 for a complete description of read and write modes.

The CY7C1021D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

## **Logic Block Diagram**







### **Contents**


Pin Configurations	3
Selection Guide	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	11
Package Diagrams	12
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC®Solutions	17
Cypress Developer Community	17
Technical Support	



# **Pin Configurations**

Figure 1. 44-pin SOJ / 44-pin TSOP II pinout (Top View) [1]



### **Selection Guide**

Description	-10 (Industrial / Automotive-A)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA

#### Note

NC pins are not connected on the die.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65 °C to +150 °C Ambient Temperature 

on V<sub>CC</sub> to Relative GND<sup>[2]</sup> ......–0.5 V to +6.0 V

DC Voltage Applied to Outputs in High Z State  $^{[2]}$  .....-0.5 V to V $_{\rm CC}$  + 0.5 V

DC Input Voltage [2]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40 °C to +85 °C	5 V ± 10%	10 ns
Automotive-A			

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions			lustrial / otive-A)	Unit
	·					
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	I <sub>OH</sub> = -4.0 mA			V
		I <sub>OH</sub> = -0.1 mA		_	3.4 <sup>[3]</sup>	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5 V	V
V <sub>IL</sub>	Input LOW Voltage [2]					V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	$GND \le V_{I} \le V_{CC}$			μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled		-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA,	100 MHz	-	80	mA
		$f = f_{\text{max}} = 1/t_{\text{RC}}$	83 MHz	-	72	mA
			66 MHz	-	58	mA
			40 MHz	-	37	mA
I <sub>SB1</sub>	Automatic CE Power Down Current –TTL Inputs	Max $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IH}$	_	10	mA	
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{CC}, \overline{CE} \geq \text{V}_{CC} - 0.3 \text{ V}, \text{V}_{IN} \geq \text{V}_{CC} \\ &\text{V}_{IN} \leq 0.3 \text{ V}, \text{f} = 0 \end{aligned}$	<sub>C</sub> – 0.3 V, or	-	3	mA

#### Note

Document Number: 38-05462 Rev. \*O

V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
 Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



# Capacitance


Parameter [4]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF

### **Thermal Resistance**


Parameter [4]	Description	Test Conditions	44-pin SOJ	44-pin TSOP II	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	53.91	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		36.75	21.24	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms [5]



#### **High-Z characteristics:**



- 4. Tested initially and after any design or process changes that may affect these parameters.
   5. AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).



# **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Min	Max	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0	_	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	_	3	mA
t <sub>CDR</sub> <sup>[6]</sup>	Chip Deselect to Data Retention Time		0	_	ns
t <sub>R</sub> <sup>[7]</sup>	Operation Recovery Time		t <sub>RC</sub>	_	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform



### Notes

 <sup>6.</sup> V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
 7. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.



### **Switching Characteristics**

Over the Operating Range

Parameter [8]	Description	-10 (Inc	-10 (Industrial / Automotive-A)	
		Min	Max	
Read Cycle			•	
t <sub>power</sub> [9]	V <sub>CC</sub> (typical) to the first access	100	_	μS
t <sub>RC</sub>	Read Cycle Time	10	_	ns
t <sub>AA</sub>	Address to Data Valid	-	10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	-	10	ns
t <sub>DOE</sub>	OE LOW to Data Valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to Low Z [10]	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [10, 11]	_	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z [10]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [10, 11]	-	5	ns
t <sub>PU</sub>	CE LOW to Power-Up	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-Down	-	10	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	_	5	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0	_	ns
t <sub>HZBE</sub>	Byte Disable to High Z	_	5	ns
Write Cycle [1	2, 13]			
t <sub>WC</sub>	Write Cycle Time	10	_	ns
t <sub>SCE</sub>	CE LOW to Write End	7	_	ns
t <sub>AW</sub>	Address Setup to Write End	7	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Setup to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	7	_	ns
t <sub>SD</sub>	Data Setup to Write End	6	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [10]	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [10, 11]	-	5	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	_	ns

#### Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 9. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.

  10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

  11. t<sub>HZOE</sub>, t<sub>HZBE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state.

Document Number: 38-05462 Rev. \*O


<sup>12.</sup> The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a write, and a LOW to HIGH transition on any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.


<sup>13.</sup> The minimum write cycle pulse width for the Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be equal to the sum of  $t_{SD}$  and  $t_{HZWE}$ .




# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [14, 15]







#### Notes

<sup>14.</sup> Device is continuously selected. OE, CE, BHE and/or BLE = V<sub>IL</sub>.

15. WE is HIGH for read cycle.

16. Address valid prior to or coincident with CE transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [17, 18]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)




<sup>17.</sup> Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW)



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write – Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021D-10VXI	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1021D-10ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
	CY7C1021D-10ZSXA			Automotive-A

Shaded areas contain advance information. Contact your local Cypress sales representative for availability of these parts.


### **Ordering Code Definitions**





# **Package Diagrams**

Figure 9. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082




51-85082 \*E



# Package Diagrams (continued)

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



# **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SOJ	Small Outline J-lead			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	microampere				
μs	microsecond				
mA	milliampere				
mm	millimeter				
ms	millisecond				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance Information data sheet for C9 IPP
*A	233695	RKF	See ECN	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in the Ordering Information
*B	263769	RKF	See ECN	Added Data Retention Characteristics Table Added T <sub>power</sub> Spec in Switching Characteristics Table Shaded Ordering Information
*C	307601	RKF	See ECN	Reduced Speed bins to -10 and -12 ns
*D	520647	VKN	See ECN	Changed status from Preliminary to Final. Removed Commercial Operating range Added I <sub>CC</sub> values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Added Automotive Product Information Updated Ordering Information Table Changed Overshoot spec from V <sub>CC</sub> +2V to V <sub>CC</sub> +1V in footnote #4
*E	802877	VKN	See ECN	Changed Commercial operating range $I_{CC}$ spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz Changed Automotive operating range $I_{CC}$ spec from 100 mA to 120 mA for 83MHz, 90 mA to 100 mA for 66MHz, 60 mA to 63 mA for 40MHz
*F	2751755	VKN / PYRS	08/14/09	For 12 ns speed, changed $I_{CC}$ spec from 120 mA to 90 mA For 12 ns speed, changed $I_{SB1}$ spec from 50 mA to 10 mA and $I_{SB2}$ spec from 15 mA to 10 mA
*G	2898399	AJU	03/24/2010	Updated Package Diagrams.
*H	3109897	AJU	12/14/2010	Added Ordering Code Definitions.
*	3245199	PRAS	04/30/2011	Dislodged Automotive information to new datasheet (001-68372). Removed the Note "Automotive Product Information is Preliminary." in page 3 Added Acronyms and Units of Measure. Updated to new template.
*J	3086499	AJU	06/07/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.").
*K	3540685	TAVA / AJU	03/06/2012	Updated Features (Included Automotive-A Range information). Updated Selection Guide (Included Automotive-A Range information). Updated Operating Range (Included Automotive-A Range information). Updated Electrical Characteristics (Included Automotive-A Range information). Updated Switching Characteristics (Included Automotive-A Range information). Updated Ordering Information (included the part number CY7C1021D-10ZSXA). Updated Package Diagrams.
*L	3998493	MEMJ	05/13/2013	Replaced all instances of IO with I/O across the document. Updated Switching Characteristics: Updated Note 12. Updated Switching Waveforms: Updated Figure 6, Figure 7, Figure 8. Updated Package Diagrams: spec 51-85082 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *D to *E. Completing Sunset Review.



# **Document History Page** (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*M	4033925	MEMJ	06/19/2013	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " $I_{OH} = -0.1$ mA" for $V_{OH}$ parameter and added maximum value corresponding to that Test Condition. Added Note 3 and referred the same note in maximum value for $V_{OH}$ parameter corresponding to Test Condition " $I_{OH} = -0.1$ mA".
*N	4573121	MEMJ	11/18/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*0	5293980	VINI	06/02/2016	Updated Switching Characteristics: Added Note 13 and referred the same note in "Write Cycle". Updated to new template. Completing Sunset Review.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05462 Rev. \*O Revised June 2, 2016 Page 17 of 17

<sup>©</sup> Cypress Semiconductor Corporation, 2004-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.