


### **Power MOSFET**

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	60	60				
$R_{DS(on)}\left(\Omega\right)$	V <sub>GS</sub> = 5.0 V	0.10				
Q <sub>g</sub> (Max.) (nC)	18					
Q <sub>gs</sub> (nC)	4.5	4.5				
Q <sub>gd</sub> (nC)	12					
Configuration	Single					



### **FEATURES**

- Dynamic dV/dt Rating
- · For Automatic Insertion
- End Stackable
- · Logic-Level Gate Drive
- R<sub>DS(on)</sub> Specified at V<sub>GS</sub> = 4 V and 5 V
- 175 °C Operating Temperature
- · Fast Switching
- Compliant to RoHS Directive 2002/95/EC

#### **DESCRIPTION**

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertiable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain servers as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION			
Package	HVMDIP		
Load (Ph) from	IRLD024PbF		
Lead (Pb)-free	SiHLD024-E3		
SnPb	IRLD024		
ו אורט	SiHLD024		

<b>ABSOLUTE MAXIMUM RATINGS</b> (T <sub>A</sub> = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			$V_{DS}$	60	V	
Gate-Source Voltage			$V_{GS}$	± 10	\ \ \ \ \	
Continuous Drain Current	V at 5.0 V	T <sub>A</sub> = 25 °C	- I <sub>D</sub>	2.5	А	
	V <sub>GS</sub> at 5.0 V	T <sub>A</sub> = 100 °C		1.8		
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	20	]	
Linear Derating Factor				0.0083	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	91	mJ	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C		P <sub>D</sub>	1.3	W	
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	- °C	
Soldering Recommendations (Peak Temperature)	for 10 s			300 <sup>d</sup>		

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD}$  = 25 V, starting  $T_J$  = 25 °C, L = 16 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 2.5 A (see fig. 12).
- c.  $I_{SD} \leq$  17 A,  $dI/dt \leq$  140 A/ $\mu$ s,  $V_{DD} \leq$   $V_{DS}$ ,  $T_{J} \leq$  175 °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

## IRLD024, SiHLD024

# Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	120	°C/W	

SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	60	-	-	V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.060	-	V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	V <sub>DS</sub> =	$V_{GS}$ , $I_{D} = 250 \mu A$	1.0	-	2.0	V
Gate-Source Leakage	$I_{GSS}$	V <sub>GS</sub> = ± 10 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	lann	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V		-	-	25	μΑ
Zero date voltage Drain Guirent	I <sub>DSS</sub>	$V_{DS} = 48 \ V_{s}$	$V_{GS} = 0 \text{ V}, T_J = 150 ^{\circ}\text{C}$	-	-	250	μΛ
Drain Sauraa On Stata Basistanaa	D	$V_{GS} = 5.0 \text{ V}$	$I_D = 1.5A^b$	-	-	0.10	Ω
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.0 V	$I_D = 1.3 A^b$	-	-	0.14	
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	= 25 V, I <sub>D</sub> = 1.5 A <sup>b</sup>	3.7	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V	-	870	-	
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 25 V		-	360	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>	] f = 1.	0 MHz, see fig. 5	-	53	-	
Total Gate Charge	Qg			-	-	18	nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 5.0 \text{ V}$	I <sub>D</sub> = 17 A, V <sub>DS</sub> = 48 V see fig. 6 and 13 <sup>b</sup>	-	-	4.5	
Gate-Drain Charge	$Q_{gd}$		goo ngi o ana 10	-	-	12	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = 30 V, $I_D$ = 17 A $R_g$ = 9.0 $\Omega$ , $R_D$ = 1.7 $\Omega$ , see fig. 10 <sup>b</sup>		-	11	-	- ns
Rise Time	t <sub>r</sub>			-	110	-	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	23	-	
Fall Time	t <sub>f</sub>			-	41	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	
Internal Source Inductance	L <sub>S</sub>			-	6.0	-	nH
Drain-Source Body Diode Characteristic	cs	•			ı	·	
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.5	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	20	A
Body Diode Voltage	V <sub>SD</sub>	$T_J = 25  ^{\circ}\text{C},  I_S = 2.5  \text{A},  V_{GS} = 0  \text{V}^{\text{b}}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 ^{\circ}\text{C}, I_F = 17 \text{A}, dI/dt = 100 \text{A/}\mu\text{s}^{\text{b}}$		-	110	260	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.49	1.5	μC
Forward Turn-On Time	t <sub>on</sub>						_D)

### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq 300~\mu s;$  duty cycle  $\leq 2~\%.$



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T<sub>A</sub> = 25 °C




Fig. 2 - Typical Output Characteristics, T<sub>A</sub> = 175 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Ambient Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Ambient






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit





### Peak Diode Recovery dV/dt Test Circuit








Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91308">www.vishay.com/ppg?91308</a>.

### **HVM DIP** (High voltage)





	INCHES		S MILLIMETERS	
DIM.	MIN.	MAX.	MIN.	MAX.
A	0.310	0.330	7.87	8.38
Е	0.300	0.425	7.62	10.79
L	0.270	0.290	6.86	7.36

ECN: X10-0386-Rev. B, 06-Sep-10

DWG: 5974

#### Note

1. Package length does not include mold flash, protrusions or gate burrs. Package width does not include interlead flash or protrusions.

Document Number: 91361 Revision: 06-Sep-10



### **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.