


# LPS225HB

Datasheet - production data

## MEMS pressure sensor: 26 - 126 kPa absolute digital output barometer



### · · ·

### Features

- 26 to 126 kPa absolute pressure range
- High-resolution mode: 1 Pa RMS
- Low-power mode: 3.5 Pa RMS
- Current consumption down to 4 µA
- High overpressure capability: 20x full scale
- Embedded temperature compensation
- Embedded 24-bit ADC
- ODR from 1 Hz to 75 Hz
- SPI and I<sup>2</sup>C interfaces
- Embedded FIFO
- Interrupt functions: Data Ready, FIFO flags, pressure thresholds
- Supply voltage: 1.7 to 3.6 V
- Small and thin package
- ECOPACK<sup>®</sup> lead-free compliant

### Applications

- Altimeters and barometers for portable devices
- GPS applications
- Weather station equipment
- Sport watches

### Description

The LPS225HB is an ultra-compact piezoresistive absolute pressure sensor. It includes a monolithic sensing element and an IC interface which communicates a digital signal from the sensing element to the application.

The sensing element, which detects absolute pressure, consists of a suspended membrane inside a single mono-silicon substrate and is manufactured using a dedicated process developed by ST.

The membrane is very small compared to the traditionally built silicon micromachined membranes. Membrane breakage is prevented by an intrinsic mechanical stopper.

The IC interface is manufactured using a standard CMOS process that allows a high level of integration to design a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LPS225HB is available in a full-mold, holed LGA package (HLGA). It is guaranteed to operate over a temperature range extending from -40 °C to +85 °C. The package is holed to allow external pressure to reach the sensing element.

#### Table 1. Device summary

Order code	Temperature range [°C]	Package	Packing
LPS225HBTR	-40 to +85°C	HLGA-8L	Tape and reel

DocID030115 Rev 2

This is information on a product in full production.

## Contents

1	Block	diagram and pin description6
2	Mecha	anical and electrical specifications8
	2.1	Mechanical characteristics
	2.2	Electrical characteristics
	2.3	Communication interface characteristics
		2.3.1 SPI - serial peripheral interface
		2.3.2 $I^2C$ - inter-IC control interface
	2.4	Absolute maximum ratings 12
3	Funct	ionality
	3.1	Sensing element
	3.2	I <sup>2</sup> C interface
	3.3	Factory calibration
4	FIFO	
	4.1	Bypass mode
	4.2	FIFO mode
	4.3	Stream mode
	4.4	Dynamic-Stream mode
	4.5	Stream-to-FIFO mode
	4.6	Bypass-to-Stream mode
	4.7	Bypass-to-FIFO mode
	4.8	Retrieving data from FIFO 20
5	Applie	cation hints
	5.1	Soldering information
6	Digita	l interfaces
	6.1	I <sup>2</sup> C serial interface
	6.2	I <sup>2</sup> C serial interface (CS = High) 22
		6.2.1 I <sup>2</sup> C operation
	6.3	SPI bus interface

#### DocID030115 Rev 2



		6.3.1	SPI read	. 26
		6.3.2	SPI write	. 27
		6.3.3	SPI read in 3-wire mode	. 28
7	Regi	ster ma	apping	. 29
8	Regi	ster de	escription	. 31
	8.1	INTER	RRUPT_CFG (0Bh)	. 31
	8.2	THS_F	P_L (0Ch)	. 32
	8.3	THS_F	P_H (0Dh)	. 32
	8.4	WHO_	_AM_I (0Fh)	. 33
	8.5	CTRL	REG1 (10h)	. 33
	8.6	CTRL	_REG2 (11h)	. 35
	8.7	CTRL	_REG3 (12h)	. 37
	8.8	FIFO_	_CTRL (14h)	. 38
	8.9	REF_F	P_XL (15h)	. 39
	8.10	REF_F	P_L (16h)	. 39
	8.11	REF_F	P_H (17h)	. 39
	8.12	RPDS	6_L (18h)	. 40
	8.13	RPDS	S_H (19h)	. 40
	8.14	RES_0	_CONF (1Ah)	. 40
	8.15	INT_S	SOURCE (25h)	. 41
	8.16	FIFO_	_STATUS (26h)	. 41
	8.17	STATU	US (27h)	. 42
	8.18	PRES	SS_OUT_XL (28h)	. 43
	8.19	PRES	SS_OUT_L (29h)	. 43
	8.20	PRES	SS_OUT_H (2Ah)	. 44
	8.21	TEMP	P_OUT_L (2Bh)	. 44
	8.22	TEMP	P_OUT_H (2Ch)	. 44
9	Pack	age inf	formation	. 45
	9.1	HLGA	A-8L package information	. 45
10	Revis	sion his	istory	. 46



## List of tables

Table 1.	Device summary	
Table 2.	Pin description	'
Table 3.	Pressure and temperature sensor characteristics	3
Table 4.	Electrical characteristics	)
Table 5.	SPI slave timing values	)
Table 6.	I <sup>2</sup> C slave timing values	
Table 7.	Absolute maximum ratings	
Table 8.	Serial interface pin description	)
Table 9.	I <sup>2</sup> C terminology	)
Table 10.	SAD+Read/Write patterns	5
Table 11.	Transfer when master is writing one byte to slave	5
Table 12.	Transfer when master is writing multiple bytes to slave	ļ
Table 13.	Transfer when master is receiving (reading) one byte of data from slave	ļ
Table 14.	Transfer when master is receiving (reading) multiple bytes of data from slave	ļ
Table 15.	Registers address map	)
Table 16.	Output data rate bit configurations	ļ
Table 17.	Low-pass filter configurations	ŀ
Table 18.	Register default values	;
Table 19.	Interrupt configurations	'
Table 20.	FIFO mode selection	;
Table 21.	FIFO_STATUS example: OVR/FSS details	2
Table 22.	Document revision history	;



# List of figures

Figure 1.	Block diagram	. 6
Figure 2.	Pin connections	. 7
Figure 3.	SPI slave timing diagram	10
Figure 4.	I <sup>2</sup> C slave timing diagram.	11
Figure 5.	Bypass mode	14
Figure 6.	FIFO mode	15
Figure 7.	Stream mode	16
Figure 8.	Dynamic-Stream mode	17
Figure 9.	Stream-to-FIFO mode	18
Figure 10.	Bypass-to-Stream mode	19
Figure 11.	Bypass-to-FIFO mode.	20
Figure 12.	LPS225HB electrical connections.	21
Figure 13.	Read and write protocol	25
Figure 14.	SPI read protocol	26
Figure 15.	Multiple byte SPI read protocol (2-byte example)	26
Figure 16.	SPI write protocol	27
Figure 17.	Multiple byte SPI write protocol (2-byte example).	27
Figure 18.	SPI read protocol in 3-wire mode	28
Figure 19.	HLGA - 8L (2.0 x 2.5 x 0.8) package outline and mechanical data.	45



## 1 Block diagram and pin description





Figure 1. Block diagram



Figure 2. Pin connections



Pin number	ber Name Function					
1	GND	0 V supply				
2	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)				
3	SDA SDI SDI/SDO	I <sup>2</sup> C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input/output (SDI/SDO)				
4	SCL SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)				
5	SDO SA0	4-wire SPI serial data output (SDO) I <sup>2</sup> C less significant bit of the device address (SA0)				
6	VDD_IO	Power supply for I/O pins				
7	INT_DRDY	Interrupt or Data Ready				
8	VDD	Power supply				

#### Table 2. Pin description



## 2 Mechanical and electrical specifications

### 2.1 Mechanical characteristics

VDD = 1.8 V, T = 25  $^{\circ}$ C, unless otherwise noted.

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
Pressure se	ensor characteristics			1		1	
PT <sub>op</sub>	Operating temperature range		-40		+85	°C	
PT <sub>full</sub>	Full accuracy temperature range		0		+65	°C	
Pop	Operating pressure range		260		1260	hPa	
P <sub>bits</sub>	Pressure output data			24		bits	
P <sub>sens</sub>	Pressure sensitivity			4096		LSB/ hPa	
P <sub>AccRel</sub>	Relative accuracy over pressure <sup>(2)</sup>	P = 800 - 1100 hPa T = 25 °C		±0.1		hPa	
_		$P_{op}$ T = 0 to 65 °C After OPC <sup>(3)</sup>		±0.1		hPa	
P <sub>AccT</sub>	Absolute accuracy over temperature	$P_{op}$ T = 0 to 65 °C no OPC <sup>(3)</sup>		±1			
P <sub>noise</sub>	RMS pressure sensing noise <sup>(4)</sup>	with embedded filtering		0.0075		hPa RMS	
ODR <sub>Pres</sub>	Pressure output data rate <sup>(5)</sup>			1 10 25 50 75		Hz	
Temperatur	e sensor characteristics	·					
T <sub>op</sub>	Operating temperature range		-40		+85	°C	
T <sub>sens</sub>	Temperature sensitivity			100		LSB/°C	
T <sub>acc</sub>	Temperature absolute accuracy	T = 0 to 65 °C		±1.5		°C	
ODR <sub>T</sub>	Output temperature data rate <sup>(5)</sup>			1 10 25 50 75		Hz	

#### Table 3. Pressure and temperature sensor characteristics

1. Typical specifications are not guaranteed.

2. Parameter not tested at final test

3. OPC: One-Point Calibration, see RPDS\_L (18h), RPDS\_H (19h).

5. Output data rate is configured acting on ODR[2:0] in CTRL\_REG1 (10h).

DocID030115 Rev 2



<sup>4.</sup> Pressure noise RMS evaluated in a controlled environment, based on the average standard deviation of 50 measurements at highest ODR and with LC\_EN bit = 0, EN\_LPFP = 1, LPFP\_CFG = 1.

## 2.2 Electrical characteristics

VDD = 1.8 V, T = 25 °C, unless otherwise noted.

Symbol	Parameter	Test condition	Min.	Тур. <sup>(1)</sup>	Max.	Unit
VDD	Supply voltage		1.7		3.6	V
VDD_IO	IO supply voltage		1.7		VDD+0.1	V
Idd	Supply current	@ ODR 1Hz		15		μA
lddPdn	Supply current in power-down mode			1		μA

#### Table 4. Electrical characteristics

1. Typical specifications are not guaranteed.



### 2.3 Communication interface characteristics


### 2.3.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and  $T_{\mbox{\scriptsize OP}}$ 

Symbol	Deremeter	Valu	Unit	
Symbol	Parameter	Min	Max	Unit
t <sub>c(SPC)</sub>	SPI clock cycle	100		ns
f <sub>c(SPC)</sub>	SPI clock frequency		10	MHz
t <sub>su(CS)</sub>	CS setup time	6		
t <sub>h(CS)</sub>	CS hold time	8		
t <sub>su(SI)</sub>	SDI input setup time	5		
t <sub>h(SI)</sub>	SDI input hold time	15		ns
t <sub>v(SO)</sub>	SDO valid output time		50	
t <sub>h(SO)</sub>	SDO output hold time	9		
t <sub>dis(SO)</sub>	SDO output disable time		50	

#### Table 5. SPI slave timing values

1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.



#### Figure 3. SPI slave timing diagram

*Note: Measurement points are done at* 0.2*·Vdd\_IO and* 0.8*·Vdd\_IO, for both ports.* 



### 2.3.2 I<sup>2</sup>C - inter-IC control interface


Subject to general operating conditions for Vdd and  $\mathrm{T}_{\mathrm{OP}}$ 

Curren e l	Devementary (4)	I <sup>2</sup> C standa	rd mode <sup>(1)</sup>	I <sup>2</sup> C fast			
Symbol	Parameter (1)	Min	Max	Min	Мах	Unit	
f <sub>(SCL)</sub>	SCL clock frequency	0	100	0	400	kHz	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3			
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		— µs	
t <sub>su(SDA)</sub>	SDA setup time	250		100		ns	
t <sub>h(SDA)</sub>	SDA data hold time	0.01	3.45	0	0.9	μs	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300		
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	— ns	
t <sub>h(ST)</sub>	START condition hold time	4		0.6			
t <sub>su(SR)</sub>	Repeated START condition setup time	4.7		0.6			
t <sub>su(SP)</sub>	STOP condition setup time	4		0.6		— µs	
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	4.7		1.3			

Table	6. I <sup>2</sup> C	slave	timing	values
-------	---------------------	-------	--------	--------

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

2.  $C_b$  = total capacitance of one bus line, in pF.



### Figure 4. I<sup>2</sup>C slave timing diagram

Note:

Measurement points are done at 0.2 · Vdd\_IO and 0.8 · Vdd\_IO, for both ports.



#### 2.4 Absolute maximum ratings

Stress above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin	-0.3 to Vdd_IO +0.3	V
Р	Overpressure	2	MPa
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

Table 7. Absolute ma	aximum ratings
----------------------	----------------

Note:

Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.



## 3 Functionality

The LPS225HB is a high-resolution, digital output pressure sensor packaged in an HLGA full-mold package. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.

### 3.1 Sensing element

An ST proprietary process is used to obtain a mono-silicon µ-sized membrane for MEMS pressure sensors without requiring substrate-to-substrate bonding. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.

## 3.2 I<sup>2</sup>C interface

The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalancing of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter.

The pressure and temperature data may be accessed through an I<sup>2</sup>C/SPI interface, thus making the device particularly suitable for direct interfacing with a microcontroller.

The LPS225HB features a Data-Ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.

### 3.3 Factory calibration

The IC interface is factory calibrated at three temperatures and two pressures for sensitivity and accuracy.

The trimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during normal operation which allows the device to be used without requiring any further calibration.



## 4 FIFO

The LPS225HB embeds 32 slots of 40-bit data FIFO to store the pressure and temperature output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to seven different modes: Bypass mode, FIFO mode, Stream mode, Dynamic-Stream mode, Stream-to-FIFO mode, Bypass-to-Stream and Bypass-to-FIFO mode. The FIFO buffer is enabled when the FIFO\_EN bit in *CTRL\_REG2 (11h)* is set to '1' and each mode is selected by the FIFO\_MODE[2:0] bits in *FIFO\_CTRL (14h)*. Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the *FIFO\_STATUS (26h)* register and can be set to generate dedicated interrupts on the INT\_DRDY pad using the *CTRL\_REG3 (12h)* register.

*FIFO\_STATUS (26h)*(FTH\_FIFO) goes to '1' when the number of unread samples (*FIFO\_STATUS (26h)*(FSS5:0)) is greater than or equal to WTM[4:0] in *FIFO\_CTRL (14h)*. If *FIFO\_CTRL (14h)*(WTM4:0) is equal to 0, *FIFO\_STATUS (26h)*(FTH\_FIFO) goes to '0'.

FIFO\_STATUS (26h)(OVRN) is equal to '1' if a FIFO slot is overwritten.

*FIFO\_STATUS (26h)*(FSS5:0) contains stored data levels of unread samples; when FSS[5:0] is equal to '000000', FIFO is empty, when FSS[5:0] is equal to '100000', FIFO is full and the unread samples are 32.

To guarantee the switching into and out of FIFO mode, discard the first sample acquired.

### 4.1 Bypass mode

In Bypass mode (*FIFO\_CTRL (14h*)(FMODE2:0)=000), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

As described in the next figure, for each channel only the first address is used. When new data is available, the older data is overwritten.

Every time Bypass mode is selected, FIFO content is flushed.




Figure 5. Bypass mode



### 4.2 FIFO mode

In FIFO mode (*FIFO\_CTRL* (14*h*)(FMODE2:0) = 001) data from the output *PRESS\_OUT\_XL* (28*h*), *PRESS\_OUT\_L* (29*h*), *PRESS\_OUT\_H* (2A*h*) and *TEMP\_OUT\_L* (28*h*), *TEMP\_OUT\_H* (2C*h*) are stored in the FIFO until it is overwritten.

To reset FIFO content, in Bypass mode the value '000' must be written in *FIFO\_CTRL* (14h)(FMODE2:0). After this reset command, it is possible to restart FIFO mode writing the value '001' in *FIFO\_CTRL* (14h)(FMODE2:0).

The FIFO buffer memorizes 32 levels of data but the depth of the FIFO can be resized by setting the *CTRL\_REG2 (11h)*(STOP\_ON\_FTH) bit. If the STOP\_ON\_FTH bit is set to '1', FIFO depth is limited to *FIFO\_CTRL (14h)*(WTM4:0) + 1 data.

A FIFO threshold interrupt can be enabled (F\_OVR bit in *CTRL\_REG3 (12h)* in order to be raised when the FIFO is filled to the level specified by the WTM4:0 bits of *FIFO\_CTRL (14h)*. When a FIFO threshold interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input pressure and temperature.




Figure 6. FIFO mode



### 4.3 Stream mode

Stream mode (*FIFO\_CTRL (14h*)(FMODE2:0) = 010) provides continuous FIFO update: as new data arrive, the older is discarded.

Once the entire FIFO has been read, the last data read remains in the FIFO and hence once a new sample is acquired, the *FIFO\_STATUS (26h)*(FSS5:0) value rises from 0 to 2.

An overrun interrupt can be enabled,  $CTRL\_REG3$  (12h)(F\_OVR) = '1', in order to inform when the FIFO is full and eventually read its content all at once. If an overrun occurs, the oldest sample in FIFO is overwritten, so if the FIFO was empty, the lost sample has already been read.




Figure 7. Stream mode

In the latter case reading all FIFO content before an overrun interrupt has occurred, the first data read is equal to the last already read in the previous burst, so the number of new data available in FIFO depends on the previous reading.



### 4.4 Dynamic-Stream mode

In Dynamic-Stream mode (*FIFO\_CTRL (14h*)(FMODE2:0) = 110) after emptying the FIFO, the first new sample that arrives becomes the first to be read in a subsequent read burst. In this way, the number of new data available in FIFO does not depend on the previous reading.

In Dynamic-Stream mode *FIFO\_STATUS (26h)*(FSS5:0) is the number of new pressure and temperature samples available in the FIFO buffer.

Stream Mode is intended to be used to read all 32 samples of FIFO within an ODR after receiving an overrun signal.

Dynamic-Stream is intended to be used to read *FIFO\_STATUS (26h)*(FSS5:0) samples when it is not possible to guarantee reading data within an ODR.

Also, a FIFO threshold interrupt on the INT\_DRDY pad through *CTRL\_REG3 (12h)*(F\_FTH) can be enabled in order to read data from the FIFO and leave free memory slots for incoming data.




Figure 8. Dynamic-Stream mode



### 4.5 Stream-to-FIFO mode

In Stream-to-FIFO mode (*FIFO\_CTRL (14h*)(FMODE2:0) = 011), FIFO behavior changes according to the INT\_SOURCE(IA) bit. When the INT\_SOURCE(IA) bit is equal to '1', FIFO operates in FIFO mode. When the INT\_SOURCE(IA) bit is equal to '0', FIFO operates in Stream mode.

An interrupt generator can be set to the desired configuration through *INTERRUPT\_CFG* (*0Bh*).

The INTERRUPT\_CFG (0Bh)(LIR) bit should be set to '1' in order to have latched interrupt.




Figure 9. Stream-to-FIFO mode





### 4.6 Bypass-to-Stream mode

In Bypass-to-Stream mode (*FIFO\_CTRL (14h)*(FMODE2:0) = '100'), data measurement storage inside FIFO operates in Stream mode when INT\_SOURCE(IA) is equal to '1',otherwise FIFO content is reset (Bypass mode).

An interrupt generator can be set to the desired configuration through *INTERRUPT\_CFG* (*0Bh*).

The INTERRUPT\_CFG (0Bh)(LIR) bit should be set to '1' in order to have latched interrupt.









## 4.7 Bypass-to-FIFO mode

In Bypass-to-FIFO mode (*FIFO\_CTRL (14h)*(FMODE2:0) = '111'), data measurement storage inside FIFO operates in FIFO mode when INT\_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).

An interrupt generator can be set to the desired configuration through *INTERRUPT\_CFG* (*0Bh*).

The INTERRUPT\_CFG (0Bh)(LIR) bit should be set to '1' in order to have latched interrupt.





### 4.8 Retrieving data from FIFO

FIFO data is read from PRESS\_OUT (Addr. reg 28h, 29h, 2Ah) and TEMP\_OUT (Addr. reg 2Bh, 2Ch).

Each time data is read from the FIFO, the oldest data are placed in the *PRESS\_OUT\_XL* (28h), *PRESS\_OUT\_L* (29h), *PRESS\_OUT\_H* (2Ah), *TEMP\_OUT\_L* (2Bh) and *TEMP\_OUT\_H* (2Ch) registers and both single-read and read-burst operations can be used.

The device automatically updates the reading address and it rolls back to 28h when register 2Ch is reached. In order to read all FIFO levels in multiple byte reading, 160 bytes (5 output registers by 32 levels) must be read.

## 5 Application hints




Figure 12. LPS225HB electrical connections

The device core is supplied through the VDD line. Power supply decoupling capacitors (100 nF, 4.7  $\mu$ F) should be placed as near as possible to the supply pad of the device (common design practice).

The functionality of the device and the measured data outputs are selectable and accessible through the I<sup>2</sup>C/SPI interface. When using the I<sup>2</sup>C, CS must be tied high (i.e. connected to VDD\_IO).

### 5.1 Soldering information

The HLGA package is compliant with the ECOPACK<sup>®</sup> standard and it is qualified for soldering heat resistance according to JEDEC J-STD-020.



## 6 Digital interfaces

## 6.1 I<sup>2</sup>C serial interface

The registers embedded in the LPS225HB may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the  $I^2C$  interface, the CS line must be tied high (i.e. connected to Vdd\_IO).

Pin name	Pin description							
CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)							
SCL/SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)							
SDA SDI SDI/SDO	I <sup>2</sup> C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input /output (SDI/SDO)							
SDO SAO	SPI serial data output (SDO) I²C less significant bit of the device address (SA0)							

## 6.2 I<sup>2</sup>C serial interface (CS = High)

The LPS225HB I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write data into registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in Table 9.

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I<sup>2</sup>C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines have to be connected to Vdd\_IO through pull-up resistors.

The I<sup>2</sup>C interface is compliant with fast mode (400 kHz) I<sup>2</sup>C standards as well as with the normal mode.

DocID030115 Rev 2



### 6.2.1 I<sup>2</sup>C operation

The transaction on the bus is started through a START (ST) signal. A start condition is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next data byte transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LPS225HB is 101110xb. The **SDO/SA0** pad can be used to modify the less significant bit of the device address. If the SA0 pad is connected to voltage supply, LSb is '1' (address 1011101b), otherwise if the SA0 pad is connected to ground, the LSb value is '0' (address 1011100b). This solution permits to connect and address two different LPS225HB devices to the same I<sup>2</sup>C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded in the LPS225HB behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) will be transmitted: the 7 LSB represents the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is '1', the SUB (register address) will be automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. *Table 10* explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	101110	0	1	10111001 (B9h)
Write	101110	0	0	10111000 (B8h)
Read	101110	1	1	10111011 (BBh)
Write	101110	1	0	10111010 (BAh)

#### Table 10. SAD+Read/Write patterns

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	



Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

#### Table 12. Transfer when master is writing multiple bytes to slave

#### Table 13. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

#### Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other functions, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver does not acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be kept HIGH by the slave. The master can then abort the transfer. A LOW-to-HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes incrementing the register address, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.


In the presented communication format MAK is Master acknowledge and NMAK is no master acknowledge.




### 6.3 SPI bus interface

The LPS225HB SPI is a bus slave. The SPI allows writing to and reading from the registers of the device.

The serial interface interacts with the application using 4 wires: CS, SPC, SDI and SDO.





**CS** is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and returns to high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in the case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23,...) starts at the last falling edge of SPC just before the rising edge of **CS**.

*bit 0*: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In the latter case, the chip will drive **SDO** at the start of bit 8.


bit 1-7: address AD(6:0). This is the address field of the indexed register.

*bit 8-15*: data DI(7:0) (write mode). This is the data that is written into the device (MSb first). *bit 8-15*: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). In multiple read/write commands further blocks of 8 clock periods are added. When the IF\_ADD\_INC bit is 0 the address used to read/write data remains the same for every block. When the IF\_ADD\_INC bit is 1 the address used to read/write data is increased at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.



### 6.3.1 SPI read



The SPI read command is performed with 16 clock pulses. The multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.


*bit 0*: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).


*bit 16-...*: data DO(...-8). Further data in multiple byte reads.







### 6.3.2 SPI write



The SPI Write command is performed with 16 clock pulses. The multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.

*bit 0*: WRITE bit. The value is 0.

*bit 1-7*: address AD(6:0). This is the address field of the indexed register.

*bit 8-15*: data DI(7:0) (write mode). This is the data that is written in the device (MSb first). *bit 16-...*: data DI(...-8). Further data in multiple byte writes.




Figure 17. Multiple byte SPI write protocol (2-byte example)



#### 6.3.3 SPI read in 3-wire mode

A 3-wire mode is entered by setting to '1' bit SIM (SPI serial interface mode selection) in CTRL\_REG1.




Figure 18. SPI read protocol in 3-wire mode

The SPI read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). A multiple read command is also available in 3-wire mode.



# 7 Register mapping

*Table 15* provides a quick overview of the 8-bit registers embedded in the device.

I able 15. Registers address map											
Name	Туре	Register Address	Default	Function and comment							
		Hex	Binary	Commone							
Reserved		00 - 0A	-	Reserved							
INTERRUPT_CFG	R/W	0B	00000000								
THS_P_L	R/W	0C	00000000								
THS_P_H	R/W	0D	00000000								
Reserved		0E	-	Reserved							
WHO_AM_I	R	0F	10110001	Who am I							
CTRL_REG1	R/W	10	00000000								
CTRL_REG2	R/W	11	00010000								
CTRL_REG3	R/W	12	00000000	Interrupt control							
Reserved		13	-	Reserved							
FIFO_CTRL	R/W	14	00000000								
REF_P_XL	R/W	15	00000000								
REF_P_L	R/W	16	00000000								
REF_P_H	R/W	17	00000000								
RPDS_L	R/W	18	00000000								
RPDS_H	R/W	19	00000000								
RES_CONF	R/W	1A	00000000								
Reserved		1B - 24	-	Reserved							
INT_SOURCE	R	25	-								
FIFO_STATUS	R	26	-								
STATUS	R	27	-								
PRESS_OUT_XL	R	28	-								
PRESS_OUT_L	R	29	-								
PRESS_OUT_H	R	2A	-								
TEMP_OUT_L	R	2B	-								
TEMP_OUT_H	R	2C	-								

Table 15. Registers addres
----------------------------



Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.

To guarantee the proper behavior of the device, all register addresses not listed in the above table must not be accessed and the content stored in those registers must not be changed.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.



## 8 **Register description**

The device contains a set of registers which are used to control its behavior and to retrieve pressure and temperature data. The register address, made up of 7 bits, is used to identify them and to read/write the data through the serial interface.

## 8.1 INTERRUPT\_CFG (0Bh)

Interrupt configuration

	7	6	5	4	3	2	1	0		
	AUTORIFP	RESET_ARP	AUTOZERO	RESET_AZ	DIFF_EN	LIR	PLE	PHE		
A	Address: 0Bh (R/W)									
R	Reset: 00h									
<b>Description:</b> Interrupt differential configuration register. See DIFF_EN bit in CTRL_REG1 (10								EG1 (10h)		
		[7] AUT	ORIFP: Enat	ole AutoRifP.	Default value	e: 0				
		(0: n	ormal mode;	1: AutoRifP	enable);					
		[6] RES	ET_ARP: Re	eset AutoRifP	function. De	fault value: 0				
		[5] AUT	OZERO: Ena	ble Autozero.	Default valu	e: 0				
		(0: n	ormal mode;	1: Autozero	enable)					
		set pres				t RIF_P reg. ( reg (address		, 16h, 17h),		
		[3] DIFF	EN: Enable	e interrupt gei	neration. Def	ault value: 0				
		(0: ir	nterrupt gene	ration disable	ed; 1: interrup	ot generation	enabled)			
		[2] LIR:	Latch interru	pt request to	the INT_SOL	JRCE (25h) re	egister. Defau	ılt value: 0		
		(0: ir	nterrupt reque	est not latche	d; 1: interrup	t request latch	ned)			
			: Enable inter value: 0	rupt generati	on on differer	ntial pressure	low event.			
		•		pt request; 1 wer than pres		rupt request c	on measured	differential		
			: Enable inte value: 0	rrupt generat	ion on differe	ntial pressure	e high event.			
	(0: disable interrupt request; 1: enable interrupt request on measured differential pressure value higher than preset threshold)									
	<b>AUTORIFP</b> , when written to '1', an internal register is set with current pressure values ar the bit is forced to '0'. From that point on the content of the internal register is subtracted from the pressure output value and result is used for the interrupt generation. The output registers ( <i>PRESS_OUT_XL</i> (28h), <i>PRESS_OUT_L</i> (29h), <i>PRESS_OUT_H</i> (2Ah)) are updated with the actual pressure value.									

The **RESET\_ARP** bit is used to disable the AutoRifP function. RESET\_ARP is self-cleared.



**AUTOZERO**, when set to '1', the actual pressure output value is copied in the REF\_P registers. From that point on, the content of the Ref\_P registers is subtracted from the pressure output value. To disable autozero, the REF\_P registers have to be cleared.

The **RESET\_AZ** bit is used to reset the AutoZero function. Resetting REF\_P reg (15h, 16h, 17h) sets the pressure reference to the default value in the RPDS reg (18h, 19h). RESET\_AZ is self-cleared.

The **DIFF\_EN** bit is used to enable the computing of the differential pressure output. It is recommended to enable DIFF\_EN after the configuration of REF\_P\_x and THS\_P\_x.

## 8.2 THS\_P\_L (0Ch)

Threshold pressure (LSB)

	7	6	5	4	3	2	1	0
	THS7	THS6	THS5	THS4	THS3	THS2	THS1	THS0
A	Address: 0Ch (R/W)							
R	eset:	00h						
D	<b>Description:</b> This register contains the low part of threshold value for pressure interrupt generat The complete threshold value is given by $THS_P_H (0Dh) \& THS_P_L (0Ch)$ and expressed as an unsigned number. P_ths (hPa) = (THS_P)/16.							•

[7:0] THS7-0: LSB threshold pressure.

## 8.3 THS\_P\_H (0Dh)

Threshold pressure (MSB)

	15	14	13	12	11	10	9	8
	THS15	THS14	THS13	THS12	THS11	THS10	THS9	THS8
A	Address: 0Dh (R/W)							
R	eset:	: 00h						
<b>Description:</b> This register contains the high part of threshold value for pressure interrupt generation. (See description $THS_P_L(0Ch)$ ).							ıpt	
		[15:8] THS15-8: MSB threshold pressure.						



## 8.4 WHO\_AM\_I (0Fh)

Device Who am I

7	6	5	4	3	2	1	0
1	0	1	1	0	0	0	1
Address; OEb (B)							

Address: 0Fh (R)

**Description:** Contains the device Who am I address (B1h).

## 8.5 CTRL\_REG1 (10h)

Control register 1

	7	6	5	4	3	2	1	0		
[	0	ODR2	ODR1	ODR0	EN_LPFP	LPF_CFG	BDU	SIM		
Address: 10h (R/W)										
R	eset:	00h								
D	escription:	Control register.								
		[7] Rese	[7] Reserved: this bit must be set to '0' for the correct operation of the device							
		[6:4] ODR2, ODR1, ODR0: output data rate selection. Default value: 000 (see <i>Table 16</i> )								
		<ul> <li>[3] EN_LPFP: Enable low-pass filter on pressure data. Default value: 0</li> <li>(0: Low-pass filter disabled; 1: Low-pass filter enabled)</li> <li>[2] LPF_CFG: Low-pass configuration register. Default value: 0 (see <i>Table 17</i>)</li> </ul>								
		[1] BDU: block data update. Default value: 0								
		<ul> <li>(0: continuous update; 1: output registers not updated until MSB and LSB have been read)</li> <li>[0] SIM: SPI Serial Interface Mode selection. Default value: 0</li> </ul>								
		(0: 4	-wire interfac	e; 1: 3-wire in	nterface)					



ODR2	ODR1	ODR0	Pressure (Hz)	Temperature (Hz)		
0	0	0	Standby / One-shot enabled			
0	0	1	1 Hz	1 Hz		
0	1	0	10 Hz	10 Hz		
0	1	1	25 Hz	25 Hz		
1	0	0	50 Hz	50 Hz		
1	0	1	75 Hz	75 Hz		

When ODR[2,0] are set to '000' the device enables One-Shot mode. When the ONESHOT bit is set to 1 in *CTRL\_REG2 (11h)*, a new conversion for pressure and temperature starts.

An ODR change will not flush FIFO content.

· · · · · · · · · · · · · · · · · · ·						
LPF_CFG	Filter cutoff					
0	ODR/9					
1	ODR/20					

The **BDU** bit is used to inhibit the update of the output registers between the reading of upper and lower register parts. In default mode (BDU = '0'), the lower and upper register parts are updated continuously. When the BDU is activated (BDU = '1'), the content of the output registers is not updated until both MSB and LSB are read which avoids reading values related to different samples.

The **SIM** bit selects the SPI serial interface mode:

- 0: (default value) 4-wire SPI interface mode selected
- 1: 3-wire SPI interface mode selected



## 8.6 CTRL\_REG2 (11h)

	7	6	5	4	3	2	1	0			
	BOOT	FIFO_EN	STOP_ON_FTH	IF_ADD_INC	I <sup>2</sup> C_DIS	SWRESET	0	ONE_SHOT			
A	Address: 11h (R/W)										
R	Reset: 10h										
D	Description: Control register.										
[7] BOOT: Reboot memory content. Default value: 0											
			(0: normal mo	ode; 1: reboot mer	mory conte	ent) Self-clea	aring upon con	npletion.			
		[	6] FIFO_EN: FI	O Enable. Defau	lt value: 0						
			(0: disable; 1	enable)							
		-	5] STOP_ON_F value: 0	TH: Stop on FIFO t	hreshold. E	Enable FIFO	watermark leve	luse. Default			
			(0: disable; 1	enable)							
			<ul> <li>[4] IF_ADD_INC: Register address automatically incremented during a multiple byte access with a serial interface (I<sup>2</sup>C or SPI). Default value: 1</li> <li>(0: disable; 1 enable)</li> </ul>								
		[	<ul> <li>[3] I2C_DIS: disable I<sup>2</sup>C interface. Default value: 0</li> <li>(0: SPI enable;1: I<sup>2</sup>C disable)</li> </ul>								
		[	[2] SWRESET: Software reset. Default value: 0								
			(0: normal mode; 1: software reset) Self-clearing upon completion								
		[	[1] Reserved: this bit must be set to '0' for the correct operation of the device								
		[		One shot enable. start of conversion			taset)				
C	escriptio	F t r is r t r r t	The <b>BOOT</b> bit is used to refresh the content of the internal registers stored in the Flash memory block. At device power-up the content of the Flash memory block is transferred to the internal registers related to the trimming functions to permit good behavior of the device itself. If for any reason the content of the trimming registers is modified, it is sufficient to use this bit to restore the correct values. When the BOOT bit is set to '1', the content of the internal Flash is copied inside the corresponding interna registers and is used to calibrate the device. These values are factory trimmed and they are different for every device. They permit good behavior of the device and normally they should not be changed. At the end of the boot process the BOOT bit is set again to '0' by hardware. The BOOT bit takes effect after one ODR clock cycle. The <b>SWRESET</b> bit resets the following registers to the default value and returns to '0' by hardware. During a software reset FIFO content is flushed.								
		"	0' by hardware.	During a software	e reset FIF	O content is	s flushed.				



Name	Туре	Addr	Default
INTERRUPT_CFG	r/w	0Bh	00h
THS_P_L	r/w	0Ch	00h
THS_P_H	r/w	0Dh	00h
CTRL_REG1	r/w	10h	00h
CTRL_REG2	r/w	11h	10h
CTRL_REG3	r/w	12h	00h
FIFO_CTRL	r/w	14h	00h
REF_P_XL	r/w	15h	00h
REF_P_L	r/w	16h	00h
REF_P_H	r/w	17h	00h

Table 18. Register default values

The **ONE\_SHOT** bit is used to start a new conversion when the ODR[2,0] bits in *CTRL\_REG1 (10h)* are set to '000'. If the ONE\_SHOT bit is set during a Normal Mode measurement, nothing happens. Write '1' in ONE\_SHOT to trigger a single measurement of pressure and temperature. Once the measurement is done, the ONE\_SHOT bit will self-clear, the new data are available in the output registers, and the STATUS\_REG bits are updated. If ONE\_SHOT bit is set while the one-shot measurement is running, at the end of the current measurement a new one-shot measurement starts.



## 8.7 CTRL\_REG3 (12h)

Interrupt control

	7	6	5	4	3	2	1	0				
	INT_H_L	PP_OD	F_FSS5	F_FTH	F_OVR	DRDY	INT_S2	INT_S1				
A	ddress:	12	h (R/W)									
R	eset:	00	00h									
D	escriptio	n: Co	Control register.									
		[7]	<ul><li>[7] INT_H_L: Interrupt active high, low. Default value: 0</li><li>(0: active high; 1: active low)</li></ul>									
<ul><li>[6] PP_OD: Push-pull/open-drain selection on interrupt pads. Default value: 0</li><li>(0: push-pull; 1: open drain)</li></ul>												
		[5]	—	IFO full flag on IN mpty; 1: FIFO full								
		[4]	<ul> <li>[4] F_FTH: FIFO threshold (watermark) status on INT_DRDY pin;</li> <li>(0: FIFO filling is lower than FTH level; 1: FIFO filling is equal or higher than FTH level)</li> </ul>									
			[3] F_OVR: FIFO overrun bit status; OVRN='1' means that at least one sample in the FIFO has been overwritten									
		[2]	[2] DRDY: Data-ready signal on INT_DRDY pin									
		-	[1:0] INT_S2, INT_S1: data signal on INT_DRDY pin control bits. Default value: 00 (see <i>Table 19</i> )									

INT_S2	INT_S1	INT_DRDY pin						
0	0	Data signal (in order of priority: DRDY or F_FTH or F_OVR or F_FSS5)						
0	1	Pressure high (P_high)						
1	0	Pressure low (P_low)						
1	1	Pressure low OR high						

Table 19. Interrupt configurations



## 8.8 FIFO\_CTRL (14h)

FIFO control

	7	6	5	4	3	2	1	0		
	F_MODE2	F_MODE1	F_MODE0	WTM4	WTM3	WTM2	WTM1	WTM0		
Address:		14h (R/W)								
Reset:		00h								
D	escription:	The FIFO_CTRL registers allow controlling FIFO functionality.								
[7:5] FIFO mode selection. See Table 20.										
		[4:0] FIFO threshold. Watermark level setting.								

F_MODE2	F_MODE1	F_MODE0	FIFO mode selection			
0	0	0	Bypass mode <sup>(1)</sup>			
0	0	1	FIFO mode. Stops collecting data when full.			
0	1	0	Stream mode: if the FIFO is full, the new sample overwrites the older sample.			
0 1 1		1	Stream-to-FIFO mode. Stream mode until trigger deasserted, then FIFO mode.			
1	0	0	Bypass-to-Stream mode. Bypass mode until trigger deasserted, then Stream mode.			
1	0	1	Reserved			
1	1	0	Dynamic-Stream mode			
1	1	1	Bypass-to-FIFO mode. Bypass mode until trigger deasserted, then FIFO mode			

#### Table 20. FIFO mode selection

1. Every time Bypass mode is selected, FIFO content is flushed.



Г

## 8.9 **REF\_P\_XL (15h)**

Reference pressure (LSB data)

	7	6	5	4	3	2	1	0			
	REFL7	REFL6	REFL5	REFL4	REFL3	REFL2	REFL1	REFL0			
A	ddress:	15h (R/	15h (R/W)								
R	leset:	00h	00h								
D	escription:	is sum t of <i>REF_</i> compler pressure	o the sensor _P_XL (15h), ment. The ref e beyond pro	output press <i>REF_P_L (1</i> erence press grammed lim	the lowest pa ure. The full r 6h), <i>RPDS_L</i> ure value car its (see <i>CTR</i> <i>NTERRUPT_</i>	eference pres (18h) and is also be use L_REG3 (12h	ssure value is represented d to detect a	s composed as 2's measured			
		[7:0] REFL7-0: LSB reference pressure data									

## 8.10 REF\_P\_L (16h)

Reference pressure (middle part)

	15	14	13	12	11	10	9	8			
	REFL15	REFL14	REFL13	REFL12	REFL11	REFL10	REFL9	REFL8			
Address:		16h (R/	16h (R/W)								
R	eset:	00h	00h								
D	escription:		The REF_P_L register contains the middle part of the reference pressure value that is sum to the sensor output pressure. (See <i>REF_P_XL (15h)</i> description).								

[15:8] REFL15-8: Middle part reference pressure data

## 8.11 REF\_P\_H (17h)

Reference pressure (MSB data)

	23	22	21	20	19	18	17	16			
	REFL23	REFL22	REFL21	REFL20	REFL19	REFL18	REFL17	REFL16			
A	ddress:	17h (R/	W)								
R	eset:	00h	00h								
D	escription:		The REF_P_H register contains the highest part of the reference pressure value that is sum to the sensor output pressure. (See $REF_P_XL$ (15h) description).								
		[23:16] REFL23-16: MSB reference pressure data.									



DocID030115 Rev 2

## 8.12 RPDS\_L (18h)

Pressure offset (LSB)

	7	6	5	4	3	2	1	0			
	RPDS7	RPDS6	RSPDS5	RPDS4	RPDS3	RPDS2	RPDS1	RPDS0			
A	ddress:	18h (R/	18h (R/W)								
Reset:		00h									
D	escription:	differen	This register contains the low part of the pressure offset value after soldering, for differential pressure computing. The complete value is given by <i>RPDS_H (19h)</i> and <i>RPDS_L (18h)</i> and is expressed as signed 2's complement value.								
		[7:0] RPDS7-0: Pressure offset for one-point calibration after soldering									

## 8.13 RPDS\_H (19h)

Pressure offset (MSB)

	15	14	13	12	11	10	9	8			
	RPDS15	RPDS14	RSPDS13	RPDS12	RPDS11	RPDS10	RPDS9	RPDS8			
Address:		19h (R/	19h (R/W)								
R	eset:	00h	00h								
D	escription:		This register contains the high part of the pressure offset value after soldering (see description <i>RPDS_L (18h)</i> )								

[15:8] RPDS15-8: Pressure offset for one-point calibration after soldering.

## 8.14 RES\_CONF (1Ah)

7	6	5	4	3	2	1	0	
0	0	0	0	0	0		LC_EN <sup>(1)</sup>	

1. The LC\_EN bit must be changed only with the device in power-down and not during operation.

Address:	1Ah (R/W)					
Reset:	00h					
Description:	This register allows enabling low-power mode)					
	[7:2] Reserved: this bit must be set to '0' for the correct operation of the device					
	[1] Reserved: the content of this register must not be modified					
	[0] LC_EN: Enable low-current mode. Default: 0					
	(0: Normal mode (low-noise mode); 1: low-current mode).					



## 8.15 INT\_SOURCE (25h)

Interrupt source

	7	6	5	4	3	2	1	0				
	BOOT_STATUS	0	0	0	0	IA	PL	PH				
A	ddress:	25h (R)	25h (R)									
F	leset:	00h										
C	escription:	INT_SC	INT_SOURCE register is cleared by reading it									
		[7] BOC	[7] BOOT_STATUS: If '1' indicates that the Boot (Reboot) phase is running									
		[6:3] Re	[6:3] Reserved									
		(0: n	<ul> <li>[2] IA: Interrupt active.</li> <li>(0: no interrupt has been generated; 1: one or more interrupt events have been generated).</li> </ul>									
		[1] PL: [	Differential pr	essure Low.								
		•	(0: no interrupt has been generated; 1: Low differential pressure event has occurred).									
	<ul><li>[0] PH: Differential pressure High.</li><li>(0: no interrupt has been generated; 1: High differential pressure event has</li></ul>											

## 8.16 FIFO\_STATUS (26h)

occurred).

FIFO status

	7	6	5	4	3	2	1	0	
	FTH_FIFO	OVR	FSS5	FSS4	FSS3	FSS2	FSS!	FSS0	
A	ddress:	26h (R)	26h (R)						
R	eset:	set: 00h							
D	escription:	<ul> <li>(7] FTH_FIFO: FIFO threshold status. Default value: 0</li> <li>(0: FIFO filling is lower than FTH level, 1: FIFO filling is equal to or higher that threshold level)</li> </ul>						her than	
D	Description: [6] OVRN: Overrun bit status. Default value: 0 (0: FIFO is not completely filled,1: FIFO is completely filled and at least or sample has been overwritten)					ist one			
Description: [5:0] FSS: number of unread samples stored in FIFO. Default va (000000: FIFO empty, 100000: FIFO full, 32 unread samples									



FTH	OVRN	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0	Description
0	0	0	0	0	0	0	0	FIFO empty
(1)	0	0	0	0	0	0	1	1 unread sample
(1)	0	1	0	0	0	0	0	32 unread samples
1	1	1	0	0	0	0	0	At least one sample has been overwritten

Table 21. FIFO\_STATUS example: OVR/FSS details

1. When the number of unread samples in FIFO is greater than the threshold level set in register *FIFO\_CTRL* (*14h*), the FTH value is '1'.

## 8.17 STATUS (27h)

Status register

7	6	5	4	3	2	1	0				
	RES	T_OR	P_OR	RE	ES	T_DA	P_DA				
Address:	27h (R)	)									
Reset:	00h										
	[7:6] Re	eserved									
	[5] T_OR: Temperature data overrun. Default value: 0										
	(0: no c data)	(0: no overrun has occurred; 1: new data for temperature has overwritten the previous data)									
	(0: r	<ul> <li>[4] P_OR: Pressure data overrun. Default value: 0</li> <li>(0: no overrun has occurred; 1: new data for pressure has overwritten the previous data)</li> </ul>									
	[3:2] Reserved										
	[1] T_DA: Temperature data available. Default value: 0										
	•	(0: new data for temperature is not yet available; 1: new data for temperature is available)									
	[0] P_C	[0] P_DA: Pressure data available. Default value: 0									
	(0: new data for pressure is not yet available; 1: new data for pressure is available										
	This register is updated every ODR cycle, regardless of the BDU value in CTRL_REG1 (10h).										
	<b>T_OR</b> is set to previous ODF		•								

**P\_OR** is set to '1' whenever new pressure data is available and P\_DA was set in the previous ODR cycle and not cleared. P\_OR is cleared when *PRESS\_OUT\_H* (2Ah) is read.



**T\_DA** is set to 1 whenever a new temperature sample is available. T\_DA is cleared when  $TEMP\_OUT\_H$  (2Ch) is read.

**P\_DA** is set to 1 whenever a new pressure sample is available. P\_DA is cleared when *PRESS\_OUT\_H (2Ah)* register is read.

### 8.18 PRESS\_OUT\_XL (28h)

Pressure data (LSB)

7	6	5	4	3	2	1	0
POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0

Address: 28h (R)

**Description:** The PRESS\_OUT\_XL register contains the lowest part of the pressure output value, that is, the difference between the measured pressure and the reference pressure (REF\_P registers). See AUTOZERO bit in *INTERRUPT\_CFG (0Bh)*. The full reference pressure value is composed of PRESS\_OUT\_H/\_L/\_XL and is represented as 2's complement. Pressure values exceeding the operating pressure range (see *Table 3*) are clipped.

[7:0] POUT7 - POUT0: Pressure data LSB

### 8.19 PRESS\_OUT\_L (29h)

Pressure data (middle byte)

	15	14	13	12	11	10	9	8
	POUT15	POUT14	POUT13	POUT12	POUT11	POUT10	POUT9	POUT8
A	ddress:	29h (R)						
<b>Description:</b> The PRESS_OUT_L register contains the middle part of the pressure output (See <i>PRESS_OUT_XL (28h)</i> description).				tput value.				

[15:8] POUT15 - POUT8: Pressure data



#### PRESS\_OUT\_H (2Ah) 8.20

Pressure data (MSB)

	23	22	21	20	19	18	17	16
	POUT23	POUT22	POUT21	POUT20	POUT19	POUT18	POUT17	POUT16
A	ddress:	2Ah (R)						
<b>Description:</b> The PRESS_OUT_H register contains the highest part of the pressure output va (See <i>PRESS_OUT_XL (28h)</i> description).					utput value.			

[23:16] POUT23 - POUT16: Pressure data MSB

#### TEMP\_OUT\_L (2Bh) 8.21

Temperature data (LSB)

	7	6	5	4	3	2	1	0
	TOUT7	TOUT6	TOUT5	TOUT4	TOUT3	TOUT2	TOUT1	TOUT0
A	ddress:	2Bh (R)			•	•		

Address:

**Description:** The TEMP\_OUT\_L register contains the low part of the temperature output value. Temperature data are expressed as PRESS OUT H (2Ah) & TEMP OUT L (2Bh) as 2's complement numbers.

#### 8.22 TEMP\_OUT\_H (2Ch)

Temperature data (MSB)

15	14	13	12	11	10	9	8
TOUT15	TOUT14	TOUT13	TOUT12	TOUT11	TOUT10	TOUT9	TOUT8

Address: 2Ch (R)

The TEMP\_OUT\_H register contains the high part of the temperature output value. **Description:** (See TEMP\_OUT\_L (2Bh)description).

[15:8] TOUT15 - TOUT8: Temperature data.



## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 9.1 HLGA-8L package information




Figure 19. HLGA - 8L (2.0 x 2.5 x 0.8) package outline and mechanical data



# 10 Revision history

Table 22. Document	revision	history
--------------------	----------	---------

Date	Revision	Changes
29-Nov-2016	1	Initial release
02-Feb-2017 2		Updated RMS pressure sensing noise in <i>Table 3: Pressure and temperature sensor characteristics</i>

46/47



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



DocID030115 Rev 2