

STP45N60DM2AG

Automotive-grade N-channel 600 V, 0.085 Ω typ., 34 A MDmeshTM DM2 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax} .	R _{DS(on)} max.	I _D	P _{TOT}
STP45N60DM2AG	650 V	0.093 Ω	34 A	250 W

- Designed for automotive applications and AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmeshTM DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STP45N60DM2AG	45N60DM2	TO-220	Tube

Contents STP45N60DM2AG

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	n history	12

STP45N60DM2AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I-	Drain current (continuous) at T _{case} = 25 °C	34	۸
l _D	Drain current (continuous) at T _{casePCB} = 100 °C	21	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	136	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	gedness 50	
T _{stg}	Storage temperature	55 to 150	°C
T _j	Operating junction temperature -55 to 150		C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case		°C AA7
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive	6	Α
E _{AS} ⁽¹⁾	Single pulse avalanche energy	800	mJ

Notes

 $^{^{\}left(1\right)}$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 34$ A, di/dt=800 A/µs; V_{DS} peak < $V_{(BR)DSS},$ V_{DD} = 80% $V_{(BR)DSS}.$

 $^{^{(3)}}$ V_{DS} ≤ 480 V.

 $^{^{(1)}}$ starting $T_j = 25~^{\circ}C,~I_D = I_{AR},~V_{DD} = 50~V.$

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	600			V
	Zoro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 17 \text{ A}$		0.085	0.093	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		1	2500	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	120	•	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	-	ρ.
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	200	-	pF
R_{G}	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	4	-	Ω
Q_g	Total gate charge	V _{DD} = 480 V, I _D = 34 A,	•	56	•	
Q_{gs}	Gate-source charge	V _{GS} = 10 V (see <i>Figure 15</i> :	-	13	-	nC
Q_{gd}	Gate-drain charge	"Gate charge test circuit")	•	30	•	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 25 \text{ A}$	-	29	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Switching times	-	27	-	
t _{d(off)}	Turn-off delay time	test circuit for resistive load"	•	85	1	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	6	-	

 $^{^{(1)}}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		34	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		136	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 34 A	1		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 34 A, di/dt = 100 A/μs,	1	120		ns
Q_{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive	-	0.6		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	10.4		Α
t _{rr}	Reverse recovery time	I _{SD} = 34 A, di/dt = 100 A/μs,	1	240		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C (see}$ Figure 16: "Test circuit for	-	2.4		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	20.5		Α

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulse test: pulse duration = 300 µs, duty cycle 1.5%.

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance

K

0.2

0.1

0.05

0.02

Z<sub>th=K*R_thj-c

Single pulse

10⁻²

10⁻³

10⁻⁴

10⁻³

10⁻²

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻²

10⁻³

10⁻²

10⁻¹

10⁻¹

10⁻²

10⁻³

10⁻²

10⁻³


10⁻²


10⁻³


10⁻²

10⁻³

1</sub>










Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG120615F06LPRON
(norm.)

2.2

V_{GS} = 10 V

1.8

1.4

1.0

0.6

0.2

-75


-25


25


75

125

T_j (°C)









Test circuits STP45N60DM2AG

3 Test circuits








Figure 16: Test circuit for inductive load switching and diode recovery times






Figure 17: Unclamped inductive load test circuit

Figure 18: Unclamped inductive waveform





577

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 9: TO-220 type A mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP45N60DM2AG

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
03-Jul-2015	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

