Power MOSFET

–20 V, –9.4 A, μCool[™] Single P–Channel, ESD, 2.0x2.0x0.55 mm UDFN Package

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 2.0x2.0x0.55 mm for Board Space Saving
- Lowest RDS(on) in 2.0x2.0 Package
- ESD Protected
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- High Side Load Switch
- PA Switch and Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Pa	Parameter				Units		
Drain-to-Source Vo	Prain-to-Source Voltage		V _{DSS}	-20	V		
Gate-to-Source Vol	tage		V _{GS}	±8.0	V		
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	-6.4	А		
Current (Note 1)	State	$T_A = 85^{\circ}C$		-4.6			
	t ≤ 5 s	$T_A = 25^{\circ}C$		-9.4			
Power Dissipa- tion (Note 1)	Steady State	$T_A = 25^{\circ}C$	PD	1.7	W		
	t ≤ 5 s	$T_A = 25^{\circ}C$		3.8			
Continuous Drain	Steady	$T_A = 25^{\circ}C$	۱ _D	-4.0	А		
Current (Note 2)	State	State		$T_A = 85^{\circ}C$		-2.9	
Power Dissipation (Note 2)	$T_A = 25^{\circ}C$	PD	0.7	W		
Pulsed Drain Curre	nt	tp = 10 μs	I _{DM}	-30	А		
Operating Junction and Storage Temperature Source Current (Body Diode) (Note 2) Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _J , T _{STG}	-55 to 150	°C		
			۱ _S	-1.0	А		
			ΤL	260	°C		
ESD Rating (HBM)	per JESD22	2-A114F	ESD	>2000	V		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).


 Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.



ON Semiconductor®

http://onsemi.com

MOSFET					
V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX			
	29 mΩ @ –4.5 V				
–20 V	39 mΩ @ –2.5 V	-9.4 A			
20 1	60 mΩ @ –1.8 V	0.477			
	120 mΩ @ −1.5 V				




P-Channel MOSFET



M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter		Max	Units
Junction-to-Ambient – Steady State (Note 3)		72	°C/W
Junction-to-Ambient – t \leq 5 s (Note 3)		33	
Junction-to-Ambient – Steady State min Pad (Note 4)	R _{θJA}	189	

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Co	ondition	Min	Тур	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I	_D = -250 μA	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA	A, ref to 25°C		-5.0		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V_{0}$	$T_J = 25^{\circ}C$			-1.0	μA
		V _{GS} = 0 V, V _{DS} = -20 V	$T_J = 85^{\circ}C$			-10	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V	/ _{GS} = ±8.0 V			±10	μΑ
ON CHARACTERISTICS (Note 5)		-					
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS},$	I _D = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V _{GS(TH)} /T _J				3.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -6.4 \text{ A}$ $V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -4.8 \text{ A}$ $V_{GS} = -1.8 \text{ V}, \text{ I}_{D} = -2.5 \text{ A}$			23	29	mΩ
					31	39	
					43	60	
		V _{GS} = -1.5 V	V, I _D = -1.5 A		60	120	
Forward Transconductance	9 _{FS}	V _{DS} = -15 \	/, I _D = -4.0 A		18		S
CHARGES, CAPACITANCES & GATE	RESISTANCE						
Input Capacitance	C _{ISS}				2600		pF
Output Capacitance	C _{OSS}		, f = 1 MHz, ⊧ −15 V		200		
Reverse Transfer Capacitance	C _{RSS}	• 05 -	-13 V		190		
Total Gate Charge	Q _{G(TOT)}				29		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V};$ $I_D = -4.0 \text{ A}$			1.4		1
Gate-to-Source Charge	Q _{GS}				3.7		
Gate-to-Drain Charge	Q _{GD}				8.1		
SWITCHING CHARACTERISTICS, VG	S = 4.5 V (Note 6)						
Turn-On Delay Time	t _{d(ON)}				9.0		ns
	· · /	4		I			4


Turn-On Delay Time	t _{d(ON)}		9.0	ns
Rise Time	t _r	V _{GS} = -4.5 V, V _{DD} = -15 V,	18	
Turn-Off Delay Time	t _{d(OFF)}	$\overline{I}_D = -4.0 \text{ A}, \overline{R}_G = 1 \Omega$	126	
Fall Time	t _f		71	

DRAIN-SOURCE DIODE CHARACTERISTICS


Forward Diode Voltage	VSD	V _{GS} = 0 V,	$T_J = 25^{\circ}C$	0.65	1.0	V
		V _{GS} = 0 V, I _S = –1.0 A	T _J = 125°C	0.55		
Reverse Recovery Time	t _{RR}			25		ns
Charge Time	t _a	V_{GS} = 0 V, dis/dt = 100 A/µs, I_S = -1.0 A		10		
Discharge Time	t _b			15		
Reverse Recovery Charge	Q _{RR}	1		13.6		nC


3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces). 4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu. 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%. 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS






DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]		
NTLUS3A40PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel		
NTLUS3A40PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS




NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSION b APPLIES TO PLATED TERMINAL AND IS 3.
- MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS
- 4 THE TERMINALS. 5 CENTER TERMINAL LEAD IS OPTIONAL CENTER TERMINAL
- CENTER TERMINAL LEAD IS OF THE ALL AND A STATE AND A ARE TIFD TO THE FLAG. 6

LEADS 1, 2, 5 AND 6 ARE TIED TO THE FL								
	MILLIM							
DIM	MIN	MAX						
Δ	0.45	0.55						



RECOMMENDED MOUNTING FOOTPRINT



μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

С 0.05

NOTE 3

💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice ON Semiconductor and to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

J1

BOTTOM VIEW

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Cer Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative